A semi-synchronous circuit is a circuit in which every register is ticked by a clock periodically, but not necessarily simultaneously. A feature of semisynchronous circuits is that the minimum delay between registers may be critical with respect t o the clock period of the circuit. In this paper, we discuss a delay insertion method which makes such a semi-synchronous circuit faster. The maximdm delay-to-register ratio of the cycles on the circuit gives a lower bound of the clock period. We show that this bound is achieved in the semi-synchronous framework by the proposed gate-level delay insertion method on the assumption that the delay of each element on the circuit is unique.
Introduction
Semi-synchronous circuits are expected to achieve a high-performance by removing the constraint of complete-synchronous circuits that every register is ticked by a clock simultaneously. Among various objectives in the synthesis of high-performance circuits, the clock period minimization is one of the most important subjects.
For given signal delays between registers, it is known that the minimum clock period in the semisynchronous framework is obtained in polynomial time [2, 1, 71. To achieve the optimal clock period, each register should be ticked by a clock at its own due clock-timing. A clock-tree synthesis algorithm that realizes a due clock-timing for each register was proposed in [6] . A clock-driven layout methodology that minimizes both the clock period and the clocktree length was proposed in [8] .
The purpose of these studies are in the improvement of the performance of a given circuit in the semi-synchronous framework. Although the per- formance of a circuit is improved more or less by these methods, a circuit should be synthesized taking account of the effect of the semi-synchronous framework to make the best use of it. In the semi-synchronous framework, the increase of the minimum delay between registers may lead to the clock period minimization, which does not lead to the clock period minimization in the completesynchronous framework.
In this paper, we discuss a delay insertion method which makes semi-synchronous circuits faster. The maximum delay-to-register ratio of the cycles on the circuit gives a lower bound of the clock period.
We show that this bound is achieved in the semisynchronous framework by the proposed gate-level delay insertion method if the delay of each element on the circuit is unique (That is, max delay = min delay for each element).
Preliminaries
In this paper, we consider a circuit consisting of registers and gates, and wires connecting them. Both registers and gates are referred to elements. A circuit is represented by the circuit graph G where a vertex v E V ( G ) represents an element and a directed edge (u,v) E E(G) does the signal propagation from the output of element U to the input of element v along the wire. The weight of an edge is the sum of the delay due to the corresponding wire and the delay due to the corresponding end element. We assume that each wire delay and element delay is unique. The circuit graph of the circuit shown in Fig. 1 is shown in Fig. 2 . The clock-tree of the circuit is not represented in the circuit graph.
Let V,(G) = { r 1 , r 2 , ..., T ,~} c V ( G ) be the set of registers. A register-path from register T , to register rj on G is a directed path from ri to rj without other registers. Let E,(G) be the set of ordered register pairs ( r i , r j ) such that there is a register-path from ri to r j . A maximum (minimum) register-path from T , to rj is a register-path from ri to rj with the maximum (minimum) weight. The maximum 0-7 803-50 12-X 199/$10.00 0 1999 IEEE. (minimum) delay from ri to rj is the weight of a maximum (minimum) register-path from ri to r j , and denoted by dmax(Ti,rj) (dmin(r,,rj)). The delay between registers is not unique, because there are various paths between these registers, even if each wire delay and element delay is unique. For example, in Fig. 2 , dmax(r2, ~4 ) = 8, dmin(T2, ~4 ) = 6. In the following, we assume that the weight of each edge can be increased independently by delay insertion to the circuit. Moreover, we assume that the clock input timing of each register is controlled as we design.
A lower bound of the clock period of a circuit
The delay-to-register ratio of a directed cycle L in G is defined as sum of edge weights over L number of registers in L .
Clearly, the delay-to-register ratio of any directed cycle on G gives a lower bound of the clock period of G. Let TB(G) be the maximum delay-to-register ratio of the directed cycles on G. TB(G) also gives a "lower Bound" of the clock period, and plays an important role in the following discussion. Notice that TB(G) can be obtained in polynomial time 1:3]. Notice also that no circuit G works with clock ])eriod less than TB(G), even if retiming techniques or semi-synchronous techniques are applied, unbess delays of elements are reduced or the number of registers in a cycle is increased.
In the following, we discuss a lower bound of the clock period of a circuit in the completesynchronous framework and the semi-synchronous framework , respectively.
Complete-synchronous circuits
Since a complete-synchronous circuit has the premise that a clock ticks all the registers simultaneously, the maximum delay of any path between registers must be smaller than the clock period. Thus, a lower bound of the clock period of a complete-synchronous circuit is given as max(r;,rj)EE,(~)(dmax(ri, r j ) ) . To reduce this value, retiming relocates registers of a given circuit while preserving its functionality. Since it does not change the delay-to-register ratio of any cycle, a lower bound of the clock period achieved by retiming is given by TB (G) [5] .
Semi-synchronous circuits
In semi-synchronous circuits, the clock input timing of a register may be different from other registers.
The clock-timing s(ri) of register ri is defined as the difference in clock arrival time between ri and an arbitrary chosen reference register.
We assume that a circuit works correctly with These two types of constraints must be satisfied in complete-synchronous circuits, too. However no-double-clocking constraints in the completesynchronous framework could be ignored, since ~( r i ) = s ( r j ) = 0 and dmin(ri,rj) 0 are considered to hold.
We define the constraint graph G,,(G, T) as follows: a vertex corresponds to a register in Vr(G), and an edge corresponds t o either type of constraints. An edge which corresponds to the nodouble (no-zero, respectively) clocking constraint is called D-edge (Z-edge, respectively) and the weight of the edge is dmin(u,v) (T -dmax(u,v), respectively). The sets of D-edges and Z-edges are denoted by &(G) and E,(G), respectively. For example, the constraint graph G,, (G, T) for the circuit graph shown in Fig. 2 is shown in Fig. 3 .
It is known that the circuit works with clock period T in the semi-synchronous framework if and only if the constraint graph contains no negative weight directed cycles [7] . Note that if the circuit works with clock period T, then the circuit works with T' such that T' 2 T. Let Ts(G) be the minimum T such that G,,(G,T) contains no negative weight directed cycle. This gives a lower bound of the clock period of G in semi-synchronous framework. We can determine the minimum clock period Ts(G) and the clock-timing of each register in polynomial time [2, 1, 71.
It is easy to see the following lemma.
L e m m a 1 Ts(G) L TB(G)
The constraint graph G,,(G, TB(G)) is denoted by G,,(G) for simplicity. If Ts(G) > TB(G), there are negative cycles in G,,(G) (Fig. 4) . corresponds to a minimum register-path from ~i to ~j . Note that the direction of the D-edge is the same as that of a corresponding minimum register-path, but the direction of the Z-edge is opposite to that of a corresponding maximum register-path. So, a directed cycle on the constraint graph does not always correspond to the directed cycle on the circuit graph. The circuit shown in Fig. 6 corresponds to the cycle shown in Fig. 4 .
Lemma 2 If Ts(G) > TB(G), all negative cycles on G,,(G) have a D-edge.
Because all negative cycles on G,,(G) have Dedges, we may improve the clock period by delay insertion on the circuit corresponding to D-edges. Step 1: Find an unmarked D-edge (~i ,~j ) on C, and mark the edge.
Step 2: Let e l , e 2 , . . . , e , be the edges on a minimum register-path from ri to r j on G. Insert the delay with the same amount of delay-slack of each edge from el to e,. Here the delay-slack of el is calculated after delay insertion of el.-l, because the delay-slack of each edge is changed by delay insertion t o another edge.
Step 3: If all D-edges on C are marked, then output the resultant circuit G' else go to
Step 1.
on Gcg(G) Figure 7 : Delay insertion to negative cycles But we must not change the maximum delay-toregister ratio of the cycles in the circuit, because we cannot decrease it by delay insertion.
The allowable-delay of a cycle L on G is defined
As a result of the delay insertion, if the weight of any cycle on the circuit graph is at most the allowable-delay of the cycle, the delay-to-register ratio remains same as the original circuit.
The cycle-slack of L on G is defined as (allowable-delay of L) -(total delay of L). The delay-slack of an edge (wi,wj) on the circuit graph is the minimum of cycle-slacks of all cycles that contain (vi, vj) .
The delay insertion less than or equal to the delay-slack of an edge (vi,vj) doesn't change the maximum delay-to-register ratio.
We insert the delays to the edges on the registerpath corresponding to a D-edge by Algorithm 1 shown in Fig. 7 . Step 1: Calculate TB(G), and let G' = G.
Step 2: Calculate Ts(G').
Step 3: If Ts(G') = TB(G), output G' and terminate.
Step is at most the number of edges on G since the delayslack of at least one edge becomes zero at each repetition.
0

Experimental Results
Algorithm 2 is applied to benchmark circuits in LGSynth91. We assume that each gate has unit delay, and routing delays are zero. The clock pesiod is reduced in 6 out of 24 circuits. The minimum clock periods before delay insertion of the other 18 circuits in semi-synchronous framework are equa.1 to the maximum delay-to-register ratio of each circuit. The results of improved circuits are shown in Table l. Here, the number of gates is denoted by Gate, the maximum delay-to-register ratio is denoted by MD, the clock period of the semi-synchronous circuit before delay insertion is denoted by Initial, the clock period after delay insertion is denoted by Final, and the amount of inserted delay is denotedl by ID. We prove that the minimum clock period of a circuit in semi-synchronous framework achieves the maximum delay-to-register ratio by delay insertion if the delay of each edge is unique.
As future works, the reduction of the amount of the inserted delay in Algorithm 2, more practical delay assumption (the delay of each edge is not unique), delay realization method such as detour of routing wire or delay element insertion, and the combination of retiming and delay insertion technique to minimize the area and clock period, should be investigated.
